

(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 011 131 A1

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
21.06.2000 Bulletin 2000/25(51) Int Cl.<sup>7</sup>: H01L 21/321

(21) Application number: 99121400.8

(22) Date of filing: 27.10.1999

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SEDesignated Extension States:  
AL LT LV MK RO SI

(30) Priority: 17.12.1998 US 213469


(71) Applicant: SIEMENS AKTIENGESELLSCHAFT  
80333 München (DE)(72) Inventor: Schutz, Ronald Joseph  
Milbrook, NY 12545 (US)(74) Representative: Patentanwälte  
Westphal, Mussgnug & Partner  
Waldstrasse 33  
78048 Villingen-Schwenningen (DE)

(54) Methods for enhancing the metal removal rate during the chemical-mechanical polishing process of a semiconductor

(57) A method for enhancing the removal rate of a metal barrier layer during CMP includes providing a semiconductor wafer having an insulator layer, a metal barrier layer formed on at least a portion of the insulation

layer and a conductive layer formed thereon and contacting the semiconductor wafer with a chemical-mechanical polishing slurry containing a metal removal-enhancing amount of at least one chelating agent.

FIG. 1



EP 1 011 131 A1

**Description****BACKGROUND****1. Technical Field**

[0001] Methods for enhancing the metal removal rate during chemical-mechanical polishing (CMP) of a semiconductor wafer are described herein. More particularly, the removal rate of a metal barrier layer on a semiconductor wafer is enhanced by employing a chelating agent in the chemical-mechanical polishing slurry during chemical-mechanical polishing of the semiconductor wafer.

**2. Background of Related Art**

[0002] Generally, semiconductor wafers include a plurality of circuits which form an integrated circuit. At some point when fabricating the integrated circuit on the semiconductor wafer, an oxide layer is formed on the wafer. Thereafter, the oxide layer is processed to pattern trenches or openings therein. Next, a metal barrier layer such as, for example, Ti/TiW, Ti/TiN or TaSiN is formed on the oxide layer by such techniques as physical vapor deposition (PVD) or chemical vapor deposition (CVD). Finally, a conductive layer, e.g., Al, W or Cu, will be deposited within the trenches or openings and over the top surface of the barrier layer. The semiconductor wafer is then polished to level its surface. During polishing, portions of the metal barrier layer and the conductive layer are removed from the top surface of the wafer.

[0003] One known polishing process is chemical-mechanical polishing (CMP) in which the semiconductor wafer is polished by employing a chemical-mechanical polishing apparatus. As seen in FIG. 1, a chemical mechanical polishing apparatus will ordinarily include a wafer carrier 15 for holding the semiconductor wafer 10. The wafer carrier 15 can be rotated during the polishing process by motor 17. CMP polishing platen 30, which carries the polishing pad 35, can be rotated by motor 37. The polishing slurry used during the process can be applied to polishing pad 35 via conduit 40.

[0004] Generally, the chemical-mechanical polishing process will involve holding the semiconductor wafer 10 against the rotating, wetted polishing surface of polishing pad 35. The polishing slurry is used to wet the polishing surface. The slurry may include a basic or acidic solution used as a chemical etch component in combination with an abrasive, such as alumina or silica particles. A rotating polishing head or the wafer carrier 15 is typically utilized to hold the wafer 10 against the rotating polishing platen 30 under controlled pressure. A backing film is optionally positioned between the wafer carrier 15 and the wafer. The polishing platen 30 is typically covered with a relatively soft wetted pad material such as blown polyurethane.

[0005] One drawback of the CMP process is that the

different materials present at the surface of the wafer may polish at different rates. These different rates of removal can result simply from the different hardnesses of the materials or from different chemical interactions

5 between the slurry and the materials. Thus, for example, the conductive layer may be easily removed by the abrasive action and an acidic slurry, while the metal barrier layer is not subject to such removal. This unwanted, excessive isotropic removal of the conductive metal layer 10 can leave large metal areas "dished" toward the center. Thus, the goal of achieving a flat surface comprised of metal and insulator at various locations across the wafer surface is not achieved.

[0006] U.S. Patent No. 5,676,587 discloses a two step 15 CMP process. The first step employs a standard alumina-based CMP slurry to remove the metal barrier layer and the conductive layer but stops before it reaches the oxide layer. The second step employs a neutral pH silica and water or silica-based CMP solution to remove the remainder of the metal barrier layer.

[0007] It would be desirable to provide an easily implemented CMP method that substantially equalizes the removal rate of the metal barrier layer and the conductive layer from a semiconductor wafer during a chemical-mechanical polishing process to provide a flat surface comprised of metal and insulator regions across the surface of the wafer or alternately it would be desirable to provide a method of enhancing the removal rate 25 of the metal barrier layer in the aforementioned two step CMP process.

**SUMMARY OF THE INVENTION**

[0008] Novel methods for enhancing the removal rate 35 of a metal barrier layer without affecting the removal rate of a conductive layer on a semiconductor wafer during CMP have been discovered which include the steps of providing a semiconductor wafer and polishing the semiconductor wafer with a CMP slurry containing a metal removal-enhancing amount of a chelating agent.

[0009] In a particularly useful embodiment, the method involves providing a semiconductor wafer having an insulator layer, a metal barrier layer formed on at least a portion of the insulator layer and a conductive layer 45 formed thereon and contacting the semiconductor wafer with a CMP slurry containing a metal removal-enhancing amount of a chelating agent to remove the metal barrier layer and conductive layer.

[0010] In another particularly useful embodiment, the method involves providing a semiconductor wafer having an insulator layer, a metal barrier layer formed on at least a portion of the insulator layer and a conductive layer formed thereon and contacting the semiconductor wafer with a first CMP slurry and then contacting the 55 semiconductor wafer with a second CMP slurry containing a metal removal-enhancing amount of a chelating agent to remove any remaining residual portion of the metal barrier layer and conductive layer.

BRIEF DESCRIPTION OF THE DRAWINGS**[0011]**

FIG. 1 shows a schematic view of a CMP polishing apparatus in accordance with the prior art; FIG. 2 is a cross-sectional view of an insulating layer with an opening formed therein on a semiconductor substrate with a metal barrier layer and conductive layer disposed thereover; FIG. 3 shows a cross-sectional view of FIG. 2 after completion of the CMP process in accordance with this disclosure; and FIG. 4 shows a cross-sectional view of FIG. 3 after completion of the touchup CMP process in accordance with this disclosure.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

**[0012]** The novel methods described herein involve subjecting a semiconductor wafer having an insulator layer, a metal barrier layer formed on at least a portion of the insulator layer and a conductive layer formed thereon to a CMP process. These methods are based on the discovery that a CMP slurry containing a chelating agent will enhance the removal rate of the metal barrier layer without affecting the removal rate of the conductive layer during CMP.

**[0013]** Referring to FIG. 2, the method involves providing a semiconductor wafer 8 that is of the conventional type and may contain, for example, circuitry and other interconnection levels. Generally, the semiconductor wafer 8 will include a substrate 10 having an insulator layer 12 with an opening 25 formed therein. A metal barrier layer 14 is then formed on the surface of the insulator layer 12 and within opening 25 with a conductive layer 16 being deposited over the top surface of the metal barrier layer 14 and filling opening 25. Suitable materials for the three layers 12, 14 and 16 can include any conventional material known to one skilled in the art. Preferred materials include but are not limited to SiO<sub>2</sub>, PSG or BPSG for insulator layer 12, Ti/TiN for metal barrier layer 14 and Al or Cu for conductive layer 16. Techniques and parameters for forming layers 12, 14 and 16 on substrate 10 (e.g., chemical vapor deposition, physical vapor deposition, time, temperature, thickness, etc.) are within the purview of one skilled in the art.

**[0014]** Opening 25 can be formed in insulator layer 12 by techniques known to those skilled in the art. For example, a resist layer (not shown) can be applied to the top surface of the insulator layer 12. The resist layer is patterned and developed using known photolithographic techniques. Then etching is conducted to form opening 25, such as, by employing a suitable anisotropic etching technique, e.g., reactive ion etching. A desired width of each opening 25 will normally vary according to the current-carrying requirements for a given conduc-

tor.

**[0015]** To carry out the novel methods described herein, the semiconductor wafer 8 is subjected to a standard CMP polishing process to advantageously remove the metal barrier layer 14 and the conductive layer 16 from the top surface of the insulator layer 12 to provide a substantially planar top surface of semiconductor wafer 8 as shown in FIG. 4. In general, a CMP slurry will be used during the polishing process to remove the metal barrier layer 14 and the conductive layer 16 from the wafer 8. The slurry can be any conventional CMP slurry known to one skilled in the art. A preferred slurry for use herein include any alumina or silica based slurry, which can be basic or acidic. Conditions such as the amount of pressure and rotation speeds of the polishing platen to be used during the CMP process are within the purview of one skilled in the art.

**[0016]** During the CMP polishing step, the metal barrier layer 14 polishes at a lower rate than the conductive layer 16. Thus, when the metal barrier layer 14 and conductive layer 16 are substantially removed, there can be residue of the metal barrier layer 14, e.g., Ti/TiN material, remaining on the top surface of insulator layer 12 (See FIG. 3). Accordingly, it may be necessary to conduct a second CMP processing step, generally referred to as a touchup CMP step, to remove any remaining residue from the top surface of the exposed insulator layer 12 and exposed conductive material in opening 25 to provide a substantially planar top surface of semiconductor wafer 8. (See FIG. 4).

**[0017]** When the CMP process is being utilized on wafer 8, a CMP slurry containing a metal removal-enhancing amount of a chelating agent is contacted with the top surface of the wafer 8, i.e., the conductive layer 16, either in the first CMP step or in the touchup CMP step. It is highly advantageous to employ a chelating agent since the chelator will not increase or decrease the pH of the slurry. The wafer 8 can be contacted with the chelator during the CMP process to substantially remove the metal barrier layer 14 and the conductive layer 16 as part of the CMP slurry or, alternatively, simultaneously with the CMP slurry during the touchup CMP step to remove any residue remaining on the top surface of wafer 8 as discussed hereinabove.

**[0018]** Chelating agents useful herein include polyphosphates such as sodium tripolyphosphate and hexenetaphosphoric acid; aminocarboxylic acids such as ethylenediaminetetraacetic acid (EDTA), hydroxyethyllyenediaminetriacetic acid (HEDTA), nitrilotriacetic acid (NTA), N-dihydroxyethylglycine and ethylene bis(hydroxyphenylglycine) (EHPG); 1,3-diketones such as acetylacetone, trifluoroacetylacetone and the noyltrifluoroacetone (TTA); hydroxycarboxylic acids such as tartaric acid, citric acid, gluconic acid and 5-sulfosalicylic acid; polyamines such as ethylenediamine, triethylenediamine and triaminotriethylamine; aminoalcohols such as triethanolamine (TEA) and N-hydroxyethyllyenediamine; aromatic heterocyclic bases

such as dipyridyl and o-phenanthroline; phenols such as salicylaldehyde, disulfopyroacetechol and chromotropic acid; aminophenols such as oxine, 8-hydroxyquinaline and oxinesulfonic acid; oxines such as dimethylglyoxime and salicylaldoxime; Schiff bases such as di-salicylaldehyde 1,2-propylenedimine; tetrapyrroles such as tetraphenylporphin and phthalocyanine; sulfur compounds such as toluenedithiol, dimercaptopropanol, thioglycolic acid, potassium ethyl xanthate, sodium diethyldithiocarbamate, dithizone, diethyl dithiophosphoric acid and thiourea; synthetic macrocyclic compounds such as dibenzo[18]crown-6,  $(\text{CH}_3)_6[14]$  4,11-dieneN<sub>4</sub> and (2,2,2-cryptate); polymeric chelating agents such as polyethylenimine, polymethacryloylacetone and poly(*p*-vinylbenzyliminodiacetic acid); and phosphonic acids, such as nitrilotriethylenephosphonic acid, ethylenediaminetetra(methylene-phosphonic acid) and hydroxyethylidenediphosphonic acid. Preferred chelators for use herein are ethylenediaminetetraacetic acid, hydroxyethylidenediaminetriacetic acid, nitrilotriacetic acid, N-dihydroxyethylglycine and ethylene bis(hydroxyphe-nylglycine) with ethylenediaminetetraacetic acid being more preferred.

[0019] The amount of chelators contacted with the wafer 8 should be a metal removal-enhancing amount. What constitutes a metal removal-enhancing amount of chelator will depend on a number of factors including, for example, the specific chelator used, the size of the wafer 8 and the composition and surface characteristics of the wafer 8. Typically, a metal removal-enhancing amount will ordinarily range from about 0.1 to about 30 weight percent, preferably from about 1 to about 20 weight percent, and more preferably from about 2 to about 10 weight percent. When employing the chelator in the CMP slurry to remove any remaining residue, the wafer 8 should be contacted with the chelator slurry for a time period ranging from about 5 to about 300 seconds and preferably from about 20 to about 100 seconds. Though not critical, the wafer 8 should be contacted with the chelator slurry for a time ranging from about 5 to about 400 seconds, preferably from about 20 to about 300 seconds and more preferably from about 100 to about 200 seconds when removing the metal barrier layer 14 and conductive layer 16. The temperature during contact with the chelator slurry need not be precisely controlled, but normally can range from about 0°C to about 50°C and more preferably from about 10°C to about 20°C.


[0020] Although the present invention has been described in preferred forms with a certain degree of particularity, many changes and variation are possible therein and will be apparent to those skilled in the art after reading the foregoing description. It is therefore to be understood that the present invention may be practiced otherwise than as specifically described herein without departing from the spirit and scope thereof.

## Claims

1. A method for enhancing the metal removal rate of a metal barrier layer during chemical-mechanical polishing of a semiconductor wafer comprising:
  - a) providing the semiconductor wafer having an insulator layer, a metal barrier layer formed on at least a portion of the insulator layer and a conductive layer formed thereon; and
  - b) contacting the semiconductor wafer with a first chemical-mechanical polishing slurry containing a metal removal-enhancing amount of at least one chelating agent.
2. The method of Claim 1 wherein the insulator layer is SiO<sub>2</sub>.
3. The method of Claim 1 wherein the metal barrier layer is Ti/TiN.
4. The method of Claim 1 wherein the conductive layer is selected from the group consisting of Al and Cu.
5. The method of Claim 1 wherein the chelating agent is an aminocarboxylic acid.
6. The method of Claim 5 wherein the aminocarboxylic acid is selected from the group consisting of ethylenediaminetetraacetic acid, hydroxyethylidenediaminetriacetic acid, nitrilotriacetic acid, N-dihydroxyethylglycine and ethylene bis(hydroxyphe-nylglycine).
7. The method of Claim 1 wherein the slurry contains the chelating agent in an amount of from about 0.1 to about 30 weight percent.
8. The method of Claim 6 wherein the slurry contains the aminocarboxylic acid in an amount of from about 0.1 to about 30 weight percent.
9. The method of Claim 1 further comprising the step of contacting the semiconductor wafer with a second chemical-mechanical polishing slurry.
10. The method of Claim 9 wherein the second chemical-mechanical polishing slurry contains a metal removal-enhancing amount of at least one chelating agent.
11. The method of Claim 10 wherein the chelating agent is ethylenediaminetetraacetic acid.
12. The method of Claim 10 wherein the slurry contains the chelating agent in an amount of from about 0.1 to about 30 weight percent.

13. A method for enhancing the metal removal rate of a metal barrier layer during chemical-mechanical polishing of a semiconductor wafer comprising:
- providing the semiconductor wafer having an insulator layer, a metal barrier layer and a conductive layer formed thereon;
  - contacting the semiconductor wafer with a first chemical-mechanical polishing slurry; and
  - contacting the semiconductor wafer with a second chemical-mechanical polishing slurry, the second chemical-mechanical polishing slurry containing a metal removal-enhancing amount of at least one chelating agent.
14. The method of Claim 13 wherein the insulator layer is  $\text{SiO}_2$ .
15. The method of Claim 13 wherein the metal barrier layer is Ti/TiN.
16. The method of Claim 13 wherein the conductive layer is selected from the group consisting of Al and Cu.
17. The method of Claim 13 wherein the chelating agent is an aminocarboxylic acid.
18. The method of Claim 17 wherein the aminocarboxylic acid is selected from the group consisting of ethylenediaminetetraacetic acid, hydroxyethylmethylenediaminetriacetic acid, nitrilotriacetic acid, N-dihydroxyethylglycine and ethylene bis(hydroxyphe-nylglycine).
19. The method of Claim 13 wherein the second slurry contains the chelating agent in an amount of from about 0.1 to about 30 weight percent.
20. In a method of chemical mechanical polishing wherein a slurry is applied to a polishing pad and a semiconductor wafer is held in contact with the polishing pad, the improvement which comprises:  
incorporating a chelating agent in the slurry.
21. The method of Claim 20 wherein the chelating agent is an aminocarboxylic acid.
22. The method of Claim 21 wherein the aminocarboxylic acid is selected from the group consisting of ethylenediaminetetraacetic acid, hydroxyethylmethylenediaminetriacetic acid, nitrilotriacetic acid, N-dihydroxyethylglycine and ethylene bis(hydroxyphe-nylglycine).

FIG. 1





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 99 12 1400

## DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.)		
X	WO 98 53488 A (RODEL HOLDINGS INC) 26 November 1998 (1998-11-26)  * page 6, line 7 - line 27 * * claims 2,6 *	1-4,7,9, 10, 13-16, 19,20	H01L21/321		
X	US 5 700 383 A (FELLER A DANIEL ET AL) 23 December 1997 (1997-12-23)  * column 3 * * column 5, line 18 - line 24 * * column 6 - column 7 *	1,2,4,9, 10,13, 14,16,20			
X	US 5 770 095 A (HIGUCHI MASATOSHI ET AL) 23 June 1998 (1998-06-23) * column 6, line 13 - line 48 * * column 8, line 20 - line 31 *	1,2,4,20			
X	WO 97 43087 A (CABOT CORP) 20 November 1997 (1997-11-20) * page 8 - page 10; claims 27,30 *	1,3,4,7			
A	US 5 735 963 A (OBENG YAW SAMUEL) 7 April 1998 (1998-04-07) * the whole document *	5,6,8	TECHNICAL FIELDS SEARCHED (Int.Cl.)		
X	US 5 836 806 A (FELLER DANIEL A ET AL) 17 November 1998 (1998-11-17)	20-22	H01L		
A		5-8,11, 12,17-19			
The present search report has been drawn up for all claims					
Place of search	Date of completion of the search	Examiner			
THE HAGUE	6 March 2000	Szarowski, A			
CATEGORY OF CITED DOCUMENTS					
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document					
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons B : member of the same patent family, corresponding document					

FIG. 2




FIG. 3





FIG. 4



**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 12 1400

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

06-03-2000

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
WO 9853488	A	26-11-1998	US	6001269 A		14-12-1999
US 5700383	A	23-12-1997		NONE		
US 5770095	A	23-06-1998	JP	8083780 A		26-03-1996
WO 9743087	A	20-11-1997	US	5858813 A		12-01-1999
			AU	2804897 A		05-12-1997
			EP	0811665 A		10-12-1997
			JP	10044047 A		17-02-1998
US 5735963	A	07-04-1998		NONE		
US 5836806	A	17-11-1998	US	5516346 A		14-05-1996
			US	5340370 A		23-08-1994
			US	5954975 A		21-09-1996

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

This Page Blank (uspto)